Recent Changes - Search:

radlab home

radlab support

generic HFDR

principles
hardware
software
production
documents
pictures

know-how

projects

CNMI-Guam
IFREMER
ISMER
PACIOOS
UABC
UHHilo
UP-MSI
WHOI

old projects

MEC
OGS
UAF

wiki instructions

.

LERA DDS Quality control pictures

Serial DDS-1-xx (destination)

1. Checklist

  • DC input ferrite (tied down):
  • fan shroud (glued down):
  • VGA board clears LO-DIST board:
  • solid contacts at crimped connectors:
  • thermal foam under and in front of clock bell:
  • adjust auxilary heater to minimum (CW): (OBSOLETE: Remove regulator chip)
  • heat shrink at 12 V splitter:
  • tape marking 12 V and 5 V on cables to LO-DIST and LO-BUF boards:
  • relay control connected to BNC:
  • front panel fiber optics blink:
  • fan and velcro, tied down at (11,11.5) cm:
  • IQ cables from DDS-1 to LO-DIST same length:
  • heatsink glued to each DDS:
  • jumpers:
    • USB FTDI grounding strap:
    • clock grounding strap:
  • serial enable, DDS1 and DDS2 boards:
  • external clock, DDS1 and DDS2 boards:
  • external clock, LO-BUF board:
  • triple, 2/22 dBm TX output, on 22 dBm, glued, LO-DIST board:
  • TUF source internal, LO-DIST board:
  • 0-Ohm resistance on divide by 2, LO-BUF board:
  • VCO disable, CLK board:

2. Power supply measurements

(use EDAC 10953A 12 V 80 W adapter only)

  • DC voltage 12 V input:
  • DC voltage 5V PSU output (V):
  • DC voltage -5V PSU output (V):
  • DC current reading (A): (clock warmed up, chirping)
  • AC power reading (A):
  • temperature brass bell/air: C
  • GALI-84 TX (~5.74 V):
  • GALI-84 LO (~5.62 V):
  • GALL-74 RX (~4.67 V):
Edit - History - Print - Recent Changes - Search
Page last modified on March 17, 2024, at 11:54 pm